
Digitally Controlled, Variable-Gain, Differential
ADC Driver/Amplifier
V CC
C3
C2
1 V
CC
GND 20
RF_IN
2 RF_IN
ATTN OUT 19
C1
3
GND
4 B4
GND 18
I SET 17
R1
C5
C4
5 B3
C C 16
CONTROL
INPUTS
6 B2
7 B1
ATTENUATION
LOGIC
CONTROL
AMP IN 15
L E 14
L2
V CC
R7
C12
C11
8 B0
9 V CC
10 RF_OUT-
MAX2055
C BP 13
12
I BIAS
11
RF_OUT+
L3
C7
L1
C8
L5
V CC
C10
L4
C9
1
T2
RF_OUT
Figure 2. Low-Cost Application Circuit
feedback topology. This amplifier is optimized for a fre-
quency range of operation from 30MHz to 300MHz with
a high-output third-order intercept point (OIP3). The
bias current is chosen to optimize the IP3 of the amplifi-
er. When R1 is 1.13k Ω (909 Ω if using the circuit of
Figure 2), the current consumption is 240mA while
exhibiting a 40dBm typical output IP3 at 70MHz. The
common-mode inductor, L2, provides a high common-
mode rejection with excellent amplitude and phase bal-
ance at the output. L2 must handle the supply current
and have DC resistance less than 0.2 Ω .
Choke Inductor
The single-ended amplifier input and differential output
ports require external choke inductors. At the input,
connect a 330nH bias inductor from AMP IN (pin 15) to
I BIAS (pin 12). Connect 680nH choke inductors from
RF_OUT+ (pin 11) and RF_OUT- (pin 10) to V CC . These
connections provide bias current to the amplifier.
Layout Considerations
A properly designed PC board is an essential part of
any RF/microwave circuit. Keep RF signal lines as short
as possible to reduce losses, radiation, and induc-
tance. For best performance, route the ground-pin
traces directly to the exposed pad underneath the
______________________________________________________________________________________
11